S2C，Inc.是一家基于FPGA的快速原型解决方案的提供商，宣布了其双VU440神逻辑模块的可用性，该模块支持最新的Xilinx Virtex UltraScale（VU）440 FPGA。双VU440 Prodigy LM是一个由单板组成的通用FPGA原型系统。双VU LM的特殊紧凑型（280mm * 250mm）是桌面上使用的理想选择，用于在现场测试，而其相当大的栅极计数大小使其成为原型IPS或中型SOC的流行选择。双VU440 Prodigy Logic模块功能：
- 518直接互连和12个FPGA之间的12个GTH收发器，便于设计分区，无需电缆或互连板
- 1,200 general purpose I/Os and 64 GTH transceivers on 12 high-speed connectors compatible with S2C’s 80+ Prodigy Daughter Card Library
- 高达150MHz的优越性，可靠性高
- Full scalability – can be used as standalone or in Cloud Cube™ enterprise modes
- 丰富的附加功能
The Dual VU440 Prodigy Logic Module can scale to handle designs up to 88M gates and 177.2Mb of internal memory. The on-board DDR4 SO-DIMM socket and DDR3 SO-DIMM socket can support up to a total of 16GB of memory. Multiple Dual VU Logic Modules can be conveniently connected together to expand capacity, and up to 16 Logic Modules can be configured in a Cloud Cube, enterprise-class prototyping system to support a large-scale SoC design.
The Dual VU Logic Module features 6th generation remote management functions through either USB or Ethernet. Prodigy Player Pro™ Runtime Software is included and can be run on both Windows and Linux systems to perform basic functions such as FPGA download, write/read on-board SD card for off-line download, clock and reset set-up, I/O voltage settings, hardware monitoring, and self-test. The Player Pro Runtime Software also supports Virtual SWs & LEDs for simple tasks such as changing a setting or indicating a condition remotely, and automatically determining what daughter cards are installed on Logic Modules or cable setups between connectors.
“推出了我们双武士Prodigy Logic模块，使我们的客户提供更大的设计，以进一步获取我们的Prodigy Logic模块功能的好处，”S2C首席执行官Toshio Nakama说。“我们的双向VU解决方案是我们对构建市场所需的各种FPGA原型配置的致力的一个很好的例子。与我们的其余逻辑模块一样，双VU与我们的Prodigy完整原型平台内的所有解决方案都合作，包括我们广泛的Prodigy Prototype Ready™女儿卡。“
可用性
S2C.’s Dual VU440 Prodigy Logic Module is available for orders now. Contact your local sales representative for pricing.
S2C.
www.s2cinc.com
Post S2C扩展其Xilinx Virtex（R）UltraScale FPGA原型板家庭首先出现FPGA Tips.
Filed Under:FPGA Tips
